USB Radio Interfaces

Contents

| 1. | Introduction | 1 | C. V1 Full Schematic | 15 |
|----|---|--------|----------------------------------|----|
| 2 | | ן ר | D. V1.3 Full Schematic | 16 |
| 2. | 2.1. V1.5 RJ-45 | 3 | E. V1.5 Full Schematic | 17 |
| | 2.2. V1.3 Mini DIN, Through hole. 2.3. V1 SMD | 4 5 | F. CM119 V2 Full Schematic | 18 |
| 3. | CM119 Winlink interface | 7 | G. CM119 V1 Full Schematic | 19 |
| | 3.1. V1 | 7 8 | H. Dual Interface Full Schematic | 20 |
| 4. | Dual Radio Interface | 10 | I. CM108 Datasheet | 21 |
| Re | ferences | 13 | J. CM119 Datasheet | 23 |
| Α. | Revision History | 13 | K. CH340 Datasheet | 25 |
| Β. | Interface Pinouts | 14 | L. Corechips SL2-1A Datasheet | 27 |

1. Introduction

These are simple radio interfaces using combinations of CMedia CM108[3]I USB interface, usb hub SL2-1AL on page 27, CH340[2]K usb-serial convertor and transformer / opto isolation of the interface.

This manual collated in Latex. If you want to contribute more material contact Simon ZL1THH or Keith ZL1BQE

1.1. History

This project started as a simple interface for connection a radio to the internet for digital modes, and Echolink Winlink was not in mind during development.

The 1st version used surface mount devices and was the first project to use these parts it was also my first attempt at making the board fit in to a box that was readily available (Jaycar part) it was also my first attempt at making front an back panels using PCB material and getting them made by JLCPCB

Of course it didn't fit first time the holes for the USB connector on the front was out by a few mm and everything was off be a few mm on the back panel I did not have the PCB far enough back in the box to allow the 3.5mm sockets to protrude through the panel

Lots of mistakes on the first attempt but was a good exercise in getting dimensions correct, I also didn't get the printing or solder resist on the right side of the front and back panels

2nd version was a lot better everything was in correct positions solder resist was black and screen printing on the correct side of the front and back panels

There were only 5 each of version 1 and 1.2 made

At this stage Papakura radio club had shown interest in this as a club project but didn't like the surface mount version it was then changed to Through hole parts (v1.3) with the exception of the USB hub and USB to serial devices they are not available as through hole parts

The interface used the 3.5mm or 6 pin Mini DIN to connect to the radio The Mini DIN plug is a bit difficult to connect so the PCB was changed (v1.5) to an RJ45 at the same time I changed the 10uF and 1uF electrolytics to multilayer type non polar capacitors there was also a few track changes around the MAX232 device

2. USB Radio Interfaces

This has one audio channel [3] and a usb-serial interface [2] and built in USB Hub. There have been three versions. The interface pinout is shown in appendix B on page 14 and drivers can be downloaded from [1]



Figure 1: V1 Interface



Figure 2: V1.5 Interface

pg 2 of 27

2.1. V1.5 RJ-45



Figure 3: PCB



Figure 4: Schematic (A)



2.2. V1.3 Mini DIN, Through hole.

Figure 5: PCB



Figure 6: Schematic (A)

2.3. V1 SMD



Figure 7: PCB



Figure 8: Schematic (C)



Figure 9: V1 Assembled PCB

©KEITH DIX, ZL1BQE 2023-24

3. CM119 Winlink interface

This board was developed as an alternate to using the USB sound cards it uses a CM119A[4] J on page 23 device which is similar to the CM108 used on the USB sound cards.

There are several General Purpose Input/output pins available on this part ZL1SWW mentioned they could be used for another type of interface



Figure 10: CM119 Interface

3.1. V1

This was my first attempt at using the 48 pin QFP devices the pin spacing is a challenge when soldering without the proper equipment. I also fitted a USB socket for the PC connection this was also a challenge to solder



Figure 11: CM119 V1 PCB



Figure 12: CM119 V1 Schematic (A on page 19)

3.2. V2

This is a smaller version of the V1 and made to fit into a small aluminium box a TX led and USB activity LED were added to give an indication of operation. An adapter board fitted with a USB C socket was used for the computer connection.

A small 50mm by 20mm PCB front panel was made to fit the end of the box one with the option of a 3.5mm jack as the connections to the radio the other had a DB9 socked on the other end of the PCB.



Figure 13: CM119 V2 Assembled PCB

USB Radio Interfaces



Figure 14: CM119 V2 PCB



Figure 15: CM119 V2 Schematic (A)

4. Dual Radio Interface

This is made to combine a 2m and 70cm radio into a single Winlink node. It has dual Cm108 USB audio I on page 21 and a CoreChips SL2-1A USB hubL on page 27, but no serial interface, as it is designed for pre-programmed channelised radios.



Figure 16: Dual Radio Interface



Figure 17: Dual Interface PCB



Figure 18: Dual Interface Schematic (H)

References

- [1] Install CH340 drivers from Arduino CH340 Driver Download
- [2] CH340 Product Page K on page 25
- [3] CMedia CM108 CMedia CM119CMedia CM119 I on page 21
- [4] CMedia CM119 https://www.cmedia.com.tw/products/USB20_FULL_SPEED/CM119B J on page 23
- [5] CoreChips Sl2-1A USB Hub L

A. Revision History

| Rev | Date | Changes |
|-----|--------------|---------------------------------------|
| 0 | 16 July 2024 | Draft Release |
| 1 | 18 July | Add photos, CM119 datasheet, |
| | | webpage links to sections |
| 2 | 19 July | Reduce photo resolution to shrink pdf |
| 3 | | Change link colors |

B. Interface Pinouts

| Mini Din connector on back of interface |
|--|
| |
| |
| |
| |
| |
| |
| |
| Pin 2 Ground |
| Pin 1 Audio out (connect to audio in of the radio) |
| Pin 3 PTT (active Low) |
| Pin 4 Audio input (connect to audio out from radio) |
| RJ45 connector |
| 1 Not used |
| 2 not used |
| 3 PTT Active low |
| 4 Ground |
| 6 Audio input connect to speaker or line output on Radio |
| 7 Not used |
| 8 Not used |
| |
| |
| Audio 3.5mm Jack |
| Tip is audio input |
| Sleeve is Audio out |
| |
| FSK/PTT 3.5mm |
| Tip is PTT |
| Sleeve is FSK |
| |
| |
| |
| |













I. CM108 Datasheet





J. CM119 Datasheet



| O 4 DINI & COLON | | | | | | | P | Pin # | Symbol | Type | Description | |
|--|--------------------------|---|-------------------------|--|-----------|-----------|---|--|---|--|---|--|
| 3.1 PIN ASSIGN | ASSIGNMENT BY PIN NUMBER | | | | | | | 1 | SPDIFO | DO, 8mA, SR | SPDIF Output | |
| | | | | | | | | 2 | DW | DIO, 8mA, | USB Controller Data Read From EEPROM Interface. | |
| | 1.00 | | 1 | | I man and | | | | | PD, 5VT | EEPROM Data Output. | |
| 1 SPDIFO | 13 | GPIO3 | 25 Pm # | VBIAS | 27 Pin # | REGV REGV | | 3 | DR | DO, 4mA, SR | USB Controller Data Writes to EEPROM Interface. EEPROM Data Input. | |
| 2 DW | 14 | DVSS1 | 26 | VREF | 38 | MSEL. | | 4 | SK | DO. 4mA. SR | EEPROM Interface Clock (100KHz) | |
| 3 DR | 15 | GPIO4 | 27 | MICIN | 39 | VOLUP | | 5 | CS | DO, 4mA, SR | EEPROM Interface Chip Select | |
| 4 SK | 16 | GPIO5 | 28 | VSEL | 40 | PDSW | | 6 | MUTER | DI, ST, PU | Mute Recording (Edge Trigger with de-Bouncing) | |
| 5 CS | 17 | GPIO6 | 29 | AVDD1 | 41 | USBDP | | | | | H: Pull Up to 3.3V; L: Pull Down to Ground | |
| 6 MUTER | 18 | MUTEP | 30 | LOL | 42 | USBDM | | 7 | PWRSEL | DI, ST | Speaker Mode H : Self Power with 100mA : L : Bus Power with 500 | |
| 7 PWRSEL | 19 | BUZZ | 31 | LOBS | 43 | GPIOI | | | | | Headset Mode H : Bus Power with 100mA : L : Bus Power with 500 | |
| 9 XO | 20 | LEDR | 32 | AUSS2 | 44 | MINT | | 8 | XI | DI | Input Pin for 12MHz Oscillator | |
| 10 MODE | 22 | GPIO8 | 34 | AVDD2 | 45 | SDAT | | 9 | XO | DO | Output Pin for 12MHz Oscillator | |
| 11 GPIO2 | 23 | TEST | 35 | DVDD | 47 | MCLK | | | | | H: Pull Up to 3.3V; L: Pull Down to Ground | |
| 12 LEDO | 24 | AVSS1 | 36 | DVSS2 | 48 | VOLDN | | 10 | MODE | DI, ST | L : Headset Mode: Playback & Recording | |
| | | | | | | | | 11 | GPIO2 | DIO, 8mA, PD_5VT | ri - Speaker Mode: Playback Uniy GPIO Pin | |
| PIN-OUT DIAG | RAM | | | | | | | 12 | LEDO | DO, SR, 8mA | LED for Operation: Output H for Power On: Toggling for Data Transr | |
| | | | | | | | | 13 | GPIO3 | DIO, 8mA, PD, 5VT | GPIO Pin | |
| | | | | | | | | | DVSCI | | | |
| | 2 | | 122 | 15 | | | | 14 | DV331 | Р | Digital Grounding | |
| | VOLDN | MCLK SDAT SDAT SDAT GPIO1 USBDM USBDM | POSM VOLUP VOLUP | REGV | | | | 14 | GPIO4 | P DIO, 8mA, PD, 5VT | Digital Grounding GPIO Pin | |
| SPDI | | MCLK SDAT SDAT SCLK GPI01 USBDM USBDM | VICUP VICUP | 37 DVSS2 | | | | 14 15 16 | GPIO4 GPIO5 | P DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT | Digital Grounding GPIO Pin GPIO Pin | |
| ISPOI | | MCLK SDAT MNU SCLK USBDM USBDM | MS04 | 37 DVSS2 DV0D AV0D2 AV5S2 | | | | 14 15 16 17 | GPIO4 GPIO5 GPIO6 | P DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT | Digital Grounding GPIO Pin GPIO Pin GPIO Pin | |
| SPDI Dy SI CC | | ALLK SDAT SCLK (SEON USEON USEON | POSW VCUP VSUP | 37 07 07000 0700 0700 0700 0700 0700 0700 0700 0700 0700 070 | | | | 14 15 16 17 18 | GPIO4 GPIO5 GPIO6 MUTEP | P DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DI, ST, PU | Digital Grounding GPIO Pin GPIO Pin Mate Playback (Edge Trigger with de Bouncing) | |
| SPDI DV CS C3 MUT PVRE V | | NCIX NOL SULI SULI SULI USEDI | POSIV VOUIP VOUIP | 37 DV0552 DV000 XX052 LOR LOR LOR LOR | | | | 14 15 16 17 18 19 | GPIO4 GPIO5 GPIO6 MUTEP BUZZ | P DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DI, ST, PU DO, 8mA, SR | Digital Grounding GPIO Pm GPIO Pm GPIO Pm Mare Pisyback (Edge Trigger with de Bouncing) Buzzer Output Pm | |
| SPOT SPOT SPOT SPOT SPOT SPOT SPOT SPOT | | | | 37 DV552 DV00 AX002 L08 L08 L08 L08 L08 MCN | | | | 14 15 16 17 18 19 20 | GPIO4 GPIO5 GPIO6 MUTEP BUZZ GPIO7 | P DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DI, ST, PU DO, 8mA, SR DIO, 8mA, PD, 5VT | Digital Grounding GPIO Pm GPIO Pm GPIO Pm Mater Payback (Edge Trigger with de Bouncing) Buzzer Output Pm GPIO Pm | |
| Control of the contro | | | | 37 07552 070000 070000 070000 07000 07000 07000 07000 07000 07000 00 | | | | 14 15 16 17 18 19 20 21 | GPIO4 GPIO5 GPIO6 MUTEP BUZZ GPIO7 LEDR | P DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DI, ST, PU DO, 8mA, SR DIO, 8mA, PD, 5VT DO, SR, 8mA | Digital Grounding GPIO Pin GPIO Pin GPIO Pin Mate Playback (Edge Trigger with de Bounding) Bazzer Ourput Pin GPIO Pin LED for Mate Recording Indicator, Output H when Recording is Mat | |
| SPDI DF C S S NUT PVRC S S S S S S S S S S S S S S S S S S S | | | | 27 27 27 200552 20050 200 | | | | 14 15 16 17 18 19 20 21 22 | GPI04 GPI05 GPI06 MUTEP BUZZ GPI07 LEDR GPI08 | P DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DI, ST, PU DO, 8mA, SR DIO, 8mA, PD, 5VT DO, SR, 8mA DIO, 8mA, PD, 5VT | Digital Grounding GPIO Pin GPIO Pin GPIO Pin Mate Playback (Edge Trigger with de-Bounding) Bazzer Obtack (Edge Trigger with de-Bounding) Bazzer Optack (Edge Trigger with de-Bounding) Bazer Optack (Edge Trig | |
| 5900 60 50 50 50 50 50 700 700 700 700 700 700 | | | | 27 27 27 27 2005 20 | | | | 14 15 16 17 18 19 20 21 22 23 | GPIO4 GPIO5 GPIO6 MUTEP BUZZ GPIO7 LEDR GPIO8 TEST | P DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DI, ST, PU DO, 8mA, SR DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DI, ST, PD | Digital Grounding GPIO Pin GPIO Pin Mate Playback (Edge Trigger with de Bouncing) Buzzer Output Pin GPIO Pin LED for Mute Recording Indicator, Output H when Recording is Mat GPIO Pin Text Mode Select Pin; Pull Low for Normal Operation | |
| 5900 990 900 1000 1000 1000 1000 1000 10 | | | | 37 100552 100552 10055 10055 1005 10 | | | | 14 15 16 17 18 19 20 21 22 23 24 | GPIO4 GPIO5 GPIO6 MUTEP BUZZ GPIO7 LEDR GPIO8 TEST AVSS1 | P DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DI, ST, PU DO, 8mA, SR DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DI, 5VT DI, 5VT | Digital Grounding GPO Pm GPO Pm Mare Fasyback (Edge Trigger with de-Bouncing) Bazzer Output Pm GPIO Pm LED for Mute Recording Indicator; Output H when Recording is Matt GPIO Pm Test Mode Select Pin; Pull Low for Normal Operation Analog Ground | |
| 900 90 90 90 90 90 90 90 90 90 90 90 90 | | | | 37 005522 005522 005522 0055 0055 0055 00552 | | | | 14 15 16 17 18 19 20 21 22 23 24 | GPIO4 GPIO5 GPIO6 MUTEP BUZZ GPIO7 LEDR GPIO8 TEST AVSS1 | P DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DIO, 8mA, PD, 5VT DI, 5VT DI, 5VT DI, 5VT DI, 5VT DIO, 8mA, PD, 5VT DO, 5R, 8mA DIO, 8mA, PD, 5VT DI, 5VT DI, 5VT DI, 5VT DI, 5VT | Digital Grounding GPIO Pin GPIO Pin GPIO Pin Bazer Output Pin Bazer Output Pin GPIO Pin LED for Mate Recording Indicator; Output II when Recording is Mate GPIO Pin Test Mode Select Pin; Pull Low for Normal Operation Analog Ground | |

| | | | | Note: DI – Digital Input Pad, DO – Digital Output Pad, DIO – Digital bi-Directional Pad, AI/AO/AIO – Anal |
|----|-------|----------------------|---|--|
| 25 | VBIAS | AO | Microphone Bias Voltage Supply (4.5V) | Pad, SR Slew Rate Control, ST – Schmitt Trigger, PD/PU – Pull Down or Pull Up, 5VT – 5 Volt Toler |
| 26 | VREF | AO | Connecting to External Decoupling Capacitor for Embedded Bandgap Circuit; 2.25V Output | (3.3V Pad), OD – Open Drain |
| 27 | MICIN | AI | Microphone Input | |
| 28 | VSEL | AI | Line Out Voltage Swing Select H: Pull Up to 5V, L: Pull Down to Ground L: 2.5Vpp Output : H: 3.5Vpp Output | MCU INTERFACE CM119 provides a serial MCU Interface for external MCU to access internal register: |
| 29 | AVDD1 | Р | 5V Analog Power for Analog Circuit | these registers access. MCU and host side software can have bi-direc |
| 30 | LOL | AO | Line Out Left Channel | communication. This interface can keep flexibility for external module control |
| 31 | LOBS | AO | DC 2.25V Output for Line Out Bias | integrate, such as LCD panel. |
| 32 | LOR | AO | Line Out Right Channel | |
| 33 | AVSS2 | Р | Analog Ground | |
| 34 | AVDD2 | Р | 5V Analog Power for Analog Circuit | 5. BLOCK DIAGRAM |
| 35 | DVDD | Р | 5V Power Supply to Internal Regulator | VOIP |
| 36 | DVSS2 | Р | Digital Grounding | PUREL VOLIN MJTER LEDO MOJ |
| 37 | REGV | AO | 3.3V Reference Output for Internal 5V → 3.3V Regulator | RED/ POSW MEE. |
| 38 | MSEL | DI, ST | Mixer Enable Select H: Pull Up to 3.3V, L: Pull Down to Ground L: Without Mixer, H: With Mixer (With Default Mute) USB Descriptors are changed accordingly | |
| 39 | VOLUP | DI, ST, PU | Volume Up (Edge Trigger with de-Bouncing) | · · · · · · · · · · · · · · · · · · · |
| 40 | PDSW | DO, 4mA, OD | Power Down Switch Control (for PMOS Polarity) 0: Normal Mode, 1: Power Down Mode | |
| 41 | USBDP | AIO | USB Data D+ | DR Interface processing 16-bit Area 16-bit |
| 42 | USBDM | AIO | USB Data D- | |
| 43 | GPIO1 | DIO, 8mA, PD, 5VT | GPIO Pin | |
| 44 | SCLK | DIO, 8mA, PD, 5VT | External MCU Serial Bus Clock Pin | |
| 45 | MINT | DO, 4mA, SR | External MCU Interrupt Pin When Register Address 4 ~ 7 has new data, MINT is set Low; after MCU read MINT is reset to H | |
| 46 | SDAT | DIO, 8mA, PD, 5VT | External MCU Serial Bus Data Pin | gen |
| 47 | MCLK | DO, 4mA, SR | External MCU Clock Pin, Clock Frequency is Programmable Default is 1.5 MHz (Options Include, 6MHz, 3MHz, 1.5MHz) | Plack Diagram Of CM110 |
| | VOLDN | DI, ST, PU | Volume Down (Edge Trigger with de-Bouncing) | Block Diagram Of CM119 |
| 48 | | | | |



K. CH340 Datasheet



| | | | | | | | | | | | | | | active low (high) |
|--|--|--|----------------------------------|--|---|---|--|-----------|-----------|----------|----------|------|--------|--|
| SSOP2 |) SOP16 | 5 ESSOP10 | SOP8 | Pin | T | Pin description (The description in brackets is only | nly | 15 | 13 | 4 | None | DTR# | Output | MODEM contact output signal, data terminal read active low (high) |
| Pin No. | Pin No | o. Pin No. | Pin No. | name | Type | for the CH340R model) Positive power input terminal, requires an external | sal | 16 | 14 | 6 | 4 | RTS# | Output | MODEM contact output signal, request to send, active low (high) |
| 19 | 16 | 1 | 3 | vcc | Power | 0.1uF power decoupling capacitor. Common ground, directly connected to the ground of | d of | 2 | None | None | None | ACT# | Output | USB configuration completion status output, activ low |
| 8 | | 3、0 | 3 | GND | Power | the USB bus When the power supply voltage is 3.3V, connect | | 18 | 15 | None | None | R232 | Input | CH340T/R/G/C: Auxiliary RS232 enable, active high level, built-in pull-down |
| 5 | 4 | 10 | 8 | V3 | Power | VCC to input the external power supply. When the power supply voltage is 5V, connect an external decoupling capacitor with a capacity of 0.1uF. | he d | 17 | | New | News | TNOW | Output | CH340T/E/X/B: The serial port sends ongoing stat indication, high level is active. CH340X externa resistor can be switched to DTR# |
| | | | | хі | Input | CH340T/R/G: The input terminal of crystal oscillation requires an external 12MHz crystal and oscillation capacitor. | nd | 17 | 15 | inone | None | IR# | Input | CH340R: Serial port mode setting input, built-in pull-up resistor, low level is SIR infrared serial po- high level is ordinary serial port |
| 9 | 7 | None | None | NC. | Empty | CH340C: Empty pin, must be suspended | | | | | | CKO | Output | CH340T: clock output |
| | | | | RST# | Input | CH340B: External reset input, active low, built-in | in | | None | inone | None | NC. | pin | CH340R: Empty pin, must be suspended |
| | | | | хо | Output | CH340T/R/G: The output terminal of crystal oscillation needs to be connected to an external | | lso appli | es to CH3 | 40G/C/N/ | K/E/X/B, | etc. | | |
| 10 | 8 | None | None | | | 12MHz crystal and oscillation capacitor. CH340C: MODEM general output signal, software | are are | | | | | | | |
| 10 | 8 | None | None | OUT# | Output | 12MHz crystal and oscillation capacitor. CH340C: MODEM general output signal, software defined, active low. Some lot of CH340C can optionally be switched to the second DTR# | are | | | | | | | |
| 10 | 8 | None | None | OUT# NC. | Output Empty pin | 12MHz crystal and oscillation capacitor. CH340C: MODEM general output signal, software defined, active low. Some lot of CH340C can optionally be switched to the second DTR# CH340B: Empty pin, must be suspended | are | | | | | | | |
| 10 | 8 | None | None 1 | OUT# NC. UD+ | Output Empty pin USB signal | 12MHz crystal and oscillation capacitor. CH140C: MODEM general output signal, software defined, active low. Some lot of CH340C can optionally be switched to the second DTR# CH340B: Empty pin, must be suspended Connect directly to the D'r data line of the USB bus without a series resistor | are | | | | | | | |
| 10 6 7 | 8 | None | None | OUT# NC. UD+ UD- | Output Empty pin USB signal USB signal | 12MH crystal and oscillation capacitor. CH40C: MODEM general output signal, software defined, active low. Some lot of CH340C can optionally be witched to the second DTR# CH340B: Empty pin, must be suspended Conneet directly to the D- data line of the USB bus without series resistor Conneet directly to the D- data line of the USB bus without a series resistor | | | | | | | | |
| 10 6 7 20 | 8 5 6 None | None 1 2 None | None 1 None | OUT# NC. UD+ UD- NOS# | Output Empty pin USB signal USB signal Input | 12MH crystal and oscillation capacitor. CH40C: MODEM general output signal, software defined, active low. Some lot of CH340C can optionally les witched to the second DTR# CH340B: Empty pin, must be suspended Conneet directly to the D- data line of the USB bus without series resistor Conneet directly to the D- data line of the USB bus without series resistor Disable USB device suspension, active low, buili-in pila presistor | are and a second | | | | | | | |
| 10 6 7 20 3 | 8 5 6 None 2 | None 1 2 None 8 | None 1 2 None 6 | OUT# NC. UD+ UD- NOS# TXD | Output Empty pin USB signal USB signal Input | 12MH crystal and oscillation capacitor. CH40C: MODE querel output signal, software defined, active low. Some lot of CH340C can optionally lew witched to the second DTR# CH340B: Empty pin, must be suspended Conneet directly to the D- data line of the USB bus without series resistor Conneet directly to the D- data line of the USB bus without series resistor Dashle USB device suspension, active low, bull-in pill up resistor Serial data output (CH340R nuclei si inverted output) | | | | | | | | |
| 10 6 7 20 3 4 | 8 5 6 None 2 3 | None 1 2 None 8 9 | None 1 2 None 6 7 | OUT# NC. UD+ UD- NOS# TXD RXD | Output Empty pin USB signal USB signal Input Output Input | 12MHC crystal and oscillation capacitor. CH40CC MODE general output signal, software defined, active low. Some lot of CH40C can optionally be switched to the second DTR# CH400E: Empty pin, must be assended Connect directly to the D- data line of the USB bus without a series resistor Connect directly to the D- data line of the USB bus without a series resistor Disable USB dorive suppersion, active low, built-in pull-up resistor Serial data output (CH300R model is inverted octput) Serial data input with built-in controllable pull-up and pull-down resistor | l are here here here here here here here | | | | | | | |
| 10 6 7 20 3 4 11 | 8 5 6 None 2 3 9 | None 1 2 None 8 9 5 | None 1 2 None 6 7 None | OUT# NC. UD+ UD- NOS# TXD RXD CTS# | Output Empty pin USB signal USB signal Input Output Input | 12MHC crystal and oscillation capacitor. CH40CC MODE general output signal, advance defined, active low. Some lot of CH40C can optionally les witched to the second DTR# CH400E: Empty pin, must be assended Connect directly to the D- data line of the USB bus without a series resistor Onnext directly to the D- data line of the USB bus without a series resistor Disable USB device suspension, active low, bulli-tin pill-up resistor Serial data output (CH40R model is inverted output) Serial data input with bulli-n controllable pall-up and pull-down resistor MODED contact imput signal, clear to send, active low (high) | l arre | | | | | | | |
| 10 6 7 20 3 4 11 12 | 8 5 6 None 2 3 9 10 | None 1 2 None 8 9 5 None | None 1 2 None 6 7 None None | OUT# NC. UD+ UD- NOS# TXD RXD CTS# DSR# | Output Empty pin USB signal USB signal Input Output Input Input | 12MHC crystal and oscillation capacitor. CH40CC MODEM general output signal, advance defined, active low. Some lot of CH40UC can optionally les witched to the second DTR# CH340E: Empty pin, must be assented connect directly to the D- data line of the USB bus without a series resistor Connect directly to the D- data line of the USB bus without a series resistor Dashle USB devices suspension, active low, built-in pull-up resistor Serial data ioutput (CH40R model is inverted output) Serial data ioutput (CH40R model) Serial data ioutput (CH40R model) MODEM contact input signal, clear to send, active low (high) MOEM contact input signal, data device ready, active low (high) | l area la | | | | | | | |
| 10 6 7 20 3 4 11 12 13 | 8 5 6 None 2 3 9 10 11 | None None 1 2 None 8 9 5 None None | None 1 2 None 6 7 None None None | OUT# NC. UD+ UD- NOS# TXD RXD CTS# DSR# RI# | Output Empty pin USB signal USB signal Input Input Input Input Input | 12MHC crystal and oscillation capacitor. CH40C: MODE general output signal, software defined, active low. Some lot of CH40C can optionally les witched to the second DTR# CH340E: Empty pin, must be suspended Connect directly to the D- data line of the USB bus without a series resistor Connect directly to the D- data line of the USB bus without a series resistor Datable USB devices suspension, active low, built-in pull-up resistor Serial data ingut with built-in controllable pull-up and pull-down existors MODEM contact input signal, data device ready, active low (high) MODEM contact input signal, data device ready, active low (high) | 1 | | | | | | | |

MCH.

5. Function Description

5.1 Clock, Reec. Power, Connection When the CH340G/CH340TCH340B chip words normally, it requires an external 12MHz clock signal to be provided to the XI pin. Under remail circumstances, the clock signal is generated by the built-in inverter of CH340 through stable frequency oscillation of the crystal. The prephead circuit only needs to connect a 12MHz crystal between the XI and XO pins, and connect the oscillation capacitors from the XI and XO pins to ground respectively. CH340CNNE/CEV the pins have built-in clock generators, no need for extrami crystan and capacitors. The CH340 chip has a built-in power-on reset circuit. The CH340B chip also provides an active low-level external struct institution.

The C1590 cmp has a town in processment. The C1540 chip supports SV power supply voltage or 3.3V power supply voltage. When using a SV operating voltage, the VCc in of the C1340 chip mass an external SV power supply, and the V3 pin should be connected to an external power supply decoupling expected to the VCC pin, and an external 3.3V power supply should be simpt V3 pin of the C1340 chip should be connected to the VCC pin, and an external 3.3V power supply should be simpt in the same time, and the working voltage of other circuits connected to the C1540 chips should not exceed 3.3V. The I/O c15490X and C1540CX starting with lot number 4 support 5V withstand voltage to prevent inward mount from

current flow. CH340K, not only prevents inward current backflow, but also reduces the external drive capability, which can reduce the outward current backflow of CH340. The CH340 drip monitorilarly supports USB device suspension to save power consumption. When the NOSF pin is low level, USB device suspension will be prohibited. The DF187 pin of the CH340C/CT7K drip in used as a configuration input pin before the USB configuration is completed. It can be connected to an external 47K2 pull-down resistor to generate a default low level during USB mountain of the OH30C/CTK drip of the OH30C drip

The pins of the CH340 chip in asynchronous serial port mode include: data transmission pins, MODEM contact

The gam of the CH340 chip in asynchronous serial port mode include: data transmission pins, MODEM contact signal pins, and anxing pins. Data transmission pins include: TAD pin and RXD pins. Where the serial port pins in the RXD should be high level. For the CH340GC/T/R chip, if the R232 pins high level to enable the attacinary R5322 function, then an inverter is anomatculus insection inde the RXD pins, which defaults to low level. When the serial port output is idle, the TXD of the CH340GC/T/R Chip. The pins high level, the TXD of the CH340G Chip is a vestel, high level, and the TXD of the CH340GC/T/R Chip. The pins, Pile pins, RIP pin, RDP pin, DTRP pins, RTSP pins, CH340C and the TXD of the CH340GC/T/R Chip. The pins, DSRP pins, RIP pins, DCDP pins, DTRP pins, RTSP pins, CH340C and the TXD of the CH340GC/T/R Chip. The Chip pins, RIP pins, RDP pins, DCDP pins, DTRP pins, RTSP pins, CH340C and provides OUTP pins. That these MODEM contact signals are controlled and defined by computer applications. Anxiliary pins include: TRP pins, RS22 pins, CKO pins, ACTP pins, TNOW pins. A low level on the RIP pins vill challes being frame and pins to mode. The R232 pin is used to control the anxiliary, R3322 pins, fins. Marking the result of the R322 high level, the RXD pin inquiri sintomically inverted. The ACTP pins the USB device configuration competions status associated (tota) as USB infrand adapter rate). The TXOW pins indicates that the CH340 is someling data from the serial port with a high level, and becomes low level after the transmission is completed. In half-duplex serial port modes such as R3455, TNOV cm be used to indicate the serial port transceiver writelying status. The R# and R232 pins are only checked once after power-on reset.

5.2 CH340B Configuration Information

The CH340B chip also provides an EEPROM configuration data area. Product serial number and other inform MUH,

can be set for each chip through special computer tool software. The configuration data area is shown in the table

| Byte address | Abbreviation | Description of the configuration data area | Default value |
|--------------|--------------|--|---|
| 00H | SIG | For CH340B: The internal configuration information valid flag must be 5BH. For CH340H/S: The external configuration chip valid flag must be 53H. Other values are invalid. | 00H |
| 01H | MODE | Serial port mode, must be 23H | 23H |
| 02H | CFG | Specific configuration, bit 5 is used to configure the product serial number string: 0=valid; 1=invalid | FEH |
| 03H | WP | Internal configuration information write protection flag, if it is 57H, it is read-only, otherwise it can be rewritten. | 00H |
| 05H-04H | VID | Vendor ID, vendor identifier, high byte follows, any value. Set to 0000H or 0FFFFH to use vendor defaults for VID and PID. | 1A86H |
| 07H-06H | PID | Product ID, product identification code, high byte last, any value | 7523H |
| 0AH | PWR | Max Power, maximum supply current in 2mA increments | 31H |
| 17H~10H | SN | Serial Number, product serial number ASCII string, length 8. Serial number is disabled if the first byte is not an ASCII character (21H to 7FH). | 12345678 |
| 3FH~1AH | PROD | For CH340B: Product String, product description Unicode string. The first byte is the total number of bytes (not exceeding 26H), the second byte is 03H, and the following is a Unicode string. If it does not meet the above characteristics, the manufacturer's default instructions will be used. | The first byte 00H uses the default produc description |
| Other | | (Reserved unit) | 00H or FFH |

 addresset
 turning
 turning

 5.3 DTR and Multi-Mode MCU S Download

 FOF CEJ30X, pn is defaults to TNOW, which has a weak pullup during power-on or reset. During normal operation, the TNOW output is used for half-dupter transceiver witching. By adding an external resistor to the 64 min. TNOW can be writched to DTRE. The two options are as follows:

 0 If the 64 pin is connected to an extrand 4.7K Or pull-down resistor to (ND, it will enter the open source DTR enhancement mode, and the 64 pin will automatically work to the open source or not. It is used for multi-mode MCU downloads where DTRE is for any start to extra the start is an order optical and its key to by an external resistor, but the DTRE pin can be set to output a high level or not. It is used for multi-mode MCU downloads where DTRE is defaults to a how level.

 0 If a 4.7K OR resists is concreted between the 64 pin and the 54 pin, it will enter the push-pull DTR exhancement mode for anothe XUU download with DTRE is default high level or low level by the application program, which is called for MUU. The DTRE pin can be set to output high level or low level by the application program, which is used for multi-starts with 4 and whose last three digins are gratered than B40, pin 88 defaults to OUTP, has a weak of pin-duping duping purposes on systex, and at the OUTP duping duping purposes on systex, and at the OUTP duping duping purposes on systex.

CH340 CH340 E https://wch-ic.com mode. The 8# pin will automatically switch to the second DTR# of the open-source driver for connecting to the BOOT mode of the MCU. The default second DTR# is not output; is kept low by an external resistare, but this DTR# pin can be set by the application to output high level or not, for multi-mode MCU downloads where DTR# defaults to low level. In addition, the original DTR# of pin 13# is used for multi-mode MCU download with DTR# default high level. 6. Parameters 6.1 Absolute Maximum Value (Critical or exceeding the absolute maximum value will probably cause the 6.1 AMMULE VIAIMULT VIAIC (-Inical or exceeding the assounce maximum value choice to work improved or even to detamaged) Name Parameter Description Min. Ambient CH13400CH1340TCH1340R - 440 temperature (-H13400CH1340TCH1340B - 220 diago (-H1340CH1340TCH1340E/CH1340B - 220 diago (-H1340CH1340TCH1340E/CH1340E/CH1340B - 220 diago (-H1340CH1340TCH1340E/CH1340E/CH1340B - 220 diago (-H1340CH1340TCH1340E/CH13 Unit Bign reve.
5.4 Serial Port Characteristics
C1340 has a ball-in independent transciver buffer and supports simplex, half-duplex or full-duplex asynchronous serial communication. Serial data includes 1 low-icvel start bit, 5, 6, 7 e8 data bits, 1 or 2 high-level si dvo bits, and supports odd/event full-duplex asynchronous serial communication. Serial data includes 1 low-icvel start bit, 5, 6, 7 e8 data bits, 1 or 2 high-level si dvo bits, and supports odd/event full-duplex asynchronous serial communication. Serial data includes 1 low-icvel start bits, 5, 6, 7 e8 data bits, 1 or 2 high-level si dvo bits, and supports odd/event full-duplex asynchronous formation. Serial data includes 1 low-icvel start bits, 5, 6, 7 e8 data bits, 1 or 2 high-level si dvo bits, and 1 high-level si dvo dvo dvod (4600, 92160, 15000, 22000).
For applications with one-way 1Mbps and above, or two-way 500Kbps and above, it is recommended to use CH343 to enable hardware automatic flow control.
For applications with one-way 1Mbps and above, or two-way 500Kbps and above, it is recommended to use CH343 to enable hardware automatic flow control.
For applications and ance error of the CH3400 CH3407 XA0245 400X 4048 exist and serial port transmit signal is less than 0.3%, and the band rate error of the CH3400CH3407 XA0245 400X 4048 exist and serial port transmit signal is less than 1.2%.
Under the Windows operating system on the computer side, the CH340 driver can emulate the standard serial port transmit signal is about 1.2%.
Under the Windows operating system on the computer side, the CH340 driver can emulate the standard serial port to the CH340 to use Automatic answer/low operationas are fully complexition and the computer hough the USB basis. By dading an acternal even of probersion device, RS232, RS485, RS422 and other interfaces can be forther provided. 85 70 °C °C 85 °C Ambient temperature during storage upply voltage (VCC is connected to the power upply, GND is connected to the ground) TS -55 125 °C Power s VCC -0.5 6.0 v The voltage on the input or output pin VIO -0.5 VCC+0.5 6.2 5V Electrical Parameters (Test conditions: TA=25°C, VCC=5V, does not include pins to connect to USB
 Parameter Description
 Min.

 Power
 The V3 pin is only connected to an external capacitor and is not connected to VCC
 4.0
 Typ. Max. Unit Name 5 5.3 v VCC Total power supply curren during ~tion connected to VCC. er CH340G/C/N/K/E/X/T/R 7 20 mA further provided. CH340R only needs to add an infrared transceiver, and can add a SIR infrared adapter to the computer through t USB bus to achieve infrared communication between the computer and external devices that comply with the IrI ICC 6 15 CH340B mA acification Total supply 0.09 CH340G/K/T/R/B 0.2 mA ISLP USB CH340C/N/E/X 0.05 0.15 mA suspended low level input voltage 0.9 VII V High level input voltage High level input voltage (5mA sink current) High-level output voltage (2mA output current) (Only 100uA output current during chip reset) VIH 2.3 VCC 0.5 v VOL VOH VCC-0.6 v Input current of input terminal with built-in pull-up resistor Input current of the input terminal with built-in pull-down resistor IUP 150 300 uA 3 IDN -40 -100 -300 uA Voltage threshold for power-on reset VR 2.4 2.6 2.8 6.3 3.3V Electrical Parameters (Test conditions: TA=25°C, VCC=V3=3.3V, does not include pins to MCH. MCH.

L. Corechips SL2-1A Datasheet

